Introduction
This panel discusses a very important question of whether all the analog test problems have already been solved. The position of the author is that though considerable research work has been done on the analog test problems in past, increasing accuracy and bandwidth of ICs (integrated circuits) are posing new and more complicated problems for test engineers. Additionally, not many solutions to the analog test problems in past have found their way from the research laboratories to the production test floor. This raises the question of whether the so-called 'solved test problems' are really solved.
New Dimensions to Old Analog Test Problems
The parametric testing of an IC is done to measure and guarantee its specifications under certain predefined test conditions. It is mandatory that these specifications be measured as accurately as possible to reflect the actual IC performance. Although, the specifications that are measured or the 'money specs' have changed a little in last two decades, the increasing accuracy and bandwidth of ICs have warranted new methodologies to measure these specifications. In addition, maintaining signal and power supply integrity is now more essential than ever for the test engineers.
The equipment available on state-of-the-art testers barely guarantee the performance that is sought by test engineers for accurate measurement of critical specifications using the conventional test methodologies. The test problem is even more complicated by the fact that these state-of-the-art testers can only be bought at high premium. This has necessitated research and development of novel test methodologies so that ATE (automatic test equipment) performance requirement, and hence test cost, does not scale with the device-under-test.
In addition, the distance of the device-under-test from the test head, from electrical perspective, is increasing as the operating frequency of analog ICs is increasing. Also, presence of more high-speed digital circuits either on the DIB (device interface board) or inside the device is affecting the analog signal integrity when routed from the test head. This means that even using the best ATE does not guarantee the accuracy in measurements done on device-under-test. Hence, power and signal integrity have become an integral part of analog test development process. Considerable research is going on to study power supply and signal integrity issues on the load boards [1] . This has also prompted the use of COTS (commercial off the shelf) ICs such as PLL-based signal conditioners, field-programmable-gate-arrays etc. on the DIB. The use of such ICs on DIB serves two purposes. First it can condition the signal sourced from a low-cost tester and thus fill-in for the low performance of the tester [2] . Second, its proximity with the DUT simplifies the signal integrity problem. On the downside, the reliability of the DIB decreases with increase in the number of such ICs on the DIB and the complexity of using them is an overhead for the test engineer.
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